Abstract-Individual project is a major component of MSc degrees in the UK in terms of allocated marks and overall weight. An MSc project typically lasts for up to 14-16 weeks, which makes it challenging to carry out elaborate research works. In this paper we highlight our experience in setting up one such project, which addresses the design and implementation of a bio-inspired adaptive learning system using cerebellar model articulation controller (CMAC) principles. To systematically execute the project, initially a guided and comprehensive literature survey was carried out to analyze in detail the CMAC design tradeoffs. Underpinning this analysis an adaptive design methodology was developed, leading to the implementation on a field programmble gate array (FPGA). The implementation was then validated using a real-time audio compression application. The validations demonstrated the advantages of adaptive learning systems in terms of reduced energy consumption with improved throughput and convergence. Moreover, it underlined the importance of a good plan and systematic delivery for a successful short-term research project.
I. INTRODUCTION AND MOTIVATION
Microelectronics design projects are typically associated with two major challenges: firstly, finding an optimized design methodology for energy efficiency and secondly, dealing with the heterogeneity of the underlined platform for implementation. Carrying out a researchbased design projects within a short time frame (typical for MSc projects) adds to these challenges the problem of finding a suitable problem and the applications that will be relevant to the research interests. This particular case has benefited from the overlap between the student's personal interest in automated learning systems and the supervising teams interest in research on such learning systems, such as cerebellar model articulation controller (CMAC) based adaptive learning system. Developing automated learning-based system has recently gained significant attention from different sectors. Although various systems have proved to be reliable in practical applications, such as Real-time Control Systems (RCS) used in unmanned ground vechicles [7] and the system architecture for the Automated Manufacturing Research Facility (AMRF) [8] . These two being based on the CMAC which is a cerebellum-based neural network originally proposed in 1975. It is considered superior to traditional neural networks due to its fast learning abilities of non-linear or unpredictable systems [1] - [5] . It is typically used to model the behavior of unknown systems with reasonable accuracy. The learning is performed by a set of cumulative hyper-rectangular functions, each associated with a quantized weight variable. When learnt, the system behavior can be reproduced via these functions and weights. Besides generating the model, the CMACbased learning systems also benefit from a high level of compression, which depends on the number of and weights.
CMAC learning systems can be configured as control systems in two major ways: with or without classical PID controllers. When configured without PID controllers, the system needs to be trained against a reference model. When configured with PID controllers, the system benefits from integral feedback from the target system, and CMAC trains the PID controller to model the target transfer function.
The following control applications stand out among the existing literature reviewed as being relevant to the current work: Learning CMAC control systems with a PID controller used to model the walking behavior of a bipedal robot [9] by means of a reinforced learning algorithm. A CMAC PD torque controller to deal with non-linearities such as friction and mechanical clearance [10] .
Additional literature reviewed has dealt with mathematical and analytical aspects of the CMAC: Convergence has been proved for a certain range of learning rate values [21] . Over-learning, which is the system instability after succesful learning in systems controlling a plant, has been cancelled after analyzing the iterative learning model of a traditional CMAC [10] . Futhermore, hardware realizations of CMAC-based systems have also been reviewed, such as the color calibration module for image reproduction between scanner & printer using a CMAC without a PID controller [11] , [12] and a photovoltaic non-linear system [1] .
To successfully set up this challenging MSc project, three phases have been followed: These three phases have implied the acquisition and further development of the following knowledge, abilities and skills:
• Programming skills for high level codes such as Matlab and C, to initially replicate the original CMAC • Creativity in devising a series of applications after reviewing additional manufacturer's documentation on the peripherals available on the board. Through the assessment and guidance provided on a weekly basis by the project's supervisors, the concurrent project flow outlining its milestones shown in Fig. 1 emerged. II. PHASE I: LITERATURE REVIEW & TRADEOFF ANALYSIS To carry out the project, a given set of previously published articles were reviewed in detail with an aim of understanding CMAC principles and the associated design tradeoffs, Fig. 2 shows a one-dimensional CMAC block diagram based on the originally proposed by Albus [19] . It is comprised by a mapping block containing the hyper-rectangular function, the weight memory block and arithmetic blocks to compute the sum for the output and the error times the learning rate to update the weight memory. The main parameters have been renamed from Albus' original work, to better fit McCann's [20] and Yang's [10] proposal in which the total length of the association vector is: |A| = N + C: Active association cells C: equivalent to Albus' A* Quantization length N : equivalent to Albus' |A| -A* The range R of the input S needs to be determined to set up the CMAC for N to quantize the input into a valid number of states. Depending on the immediate magnitude of S, a continuous group of C active association cells will be placed in the mapping vector. These active association cells will then map to certain weights in the weight vector. The minimum input means the active association cells remain on the bottom portion of the weight vector pictured in Fig. 2 , or the LSB side of a binary vector if represented by one.
Such mapping process has been originally proposed by [19] and is shown in TABLE V for the case where N = 3 & C = 2.
N rules on the number of discrete states (N + 1) regardless of the input range. The larger the input range is, the larger the discrete states or the size of the steps become.
The mapped weights in the weight vector are selected and added up to compute the output of the system. Learning is achieved in a Gauss-Seidel iterative scheme [21] , learning is performed by evenly distributing the product of the error and the learning rate to the mapped weights in each iteration.
The main parameters typically produce tradeoffs between energy consumption, performance and convergence rate, which has been reported as follows: 1) Lane et.al. comment on how increasing the quantization length results on higher CMAC accuracy [15] . 2) Lin and Chiang [21] determined that to guarantee stability and convergence for a CMAC with no plant, the learning rate should be kept: TABLE II shows there's a gap for completely adaptive CMAC systems for multiple applications. Some systems are pure simulations or HDL syntheses (rows 1, 3, 4, 7), while others have been implemented in FPGA and real systems (rows 2, 6) These limitations were studied and it was felt necessary to develop an adaptive and applicationtailored CMAC system.
As shown in Fig. 1 the first milestone of the project was to build a high level behavioural model. During the first two weeks of the project plan, the high level behavioural model has been adapted from [20] in MATLAB by stripping it off of any PID functionality to emulate a The measurement takes place for the ranges of C = {1, 2 . . . 39, 40} and N = {10, 20 . . . 390, 400} and a unitary learning rate α = 1, the latter has been decided to prevent the necessity of a floating point operator hence simplifying future hardware implementation. To increase the relevance and accuracy of the measured data a phase sweep is done for each periodic signal from 0
• to 360
• and the individual values recorded averaged at the end. 1) Convergence Rate: A neural network converges when its memory contents remain unaltered for the same sample in two consecutive learning cycles [21] . The high level behavioural model compares the difference in the weight vectors between two consecutive cycles to determine convergence, it records the cycle for each phase shift to average it at the end.
2) Accuracy: By deasserting the learning function after convergence, the CMAC responds only with the information already learnt, this depends heavily on N & C. The recorded value is the absolute average of the individual errors for each sample in the whole signal cycle.
Heuristics in TABLE IV describe the loops added to perform such measurements. Two days were devoted to the analysis and interpretation of the results, the outcomes are in Fig. 3 for the convergence rate and Fig. 4 for accuracy.
From Fig. 1 , the second milestone was to develop an HDL block for the CMAC in System Verilog, the standard in every MSc lecture. Three weeks were devoted to the creation and validation of the HDL model. CMAC was split into two separate blocks: the mapping block and the weight memory block. Parting from [20] in which the Compute the position of C in mapping vector 7
Compute output as the product of the weight 8 vector and the transpose of the mapping vector 9
Compute the error as the difference 10 between output and input 11 IF the CMAC is in learning mode: 12
Distribute error evenly among C active weights 13
Repeat for next iteration verilog code made no distinction between each, the split was intended to reduce the gate count by reducing the amount and complexity of combinational FOR loops. The mapping block has been designed as a purely combinational block which computes the range as the maximum possible values due to the selected word length. A combinational FOR is used to initialize the mapping vector, with a shift left operation << to place the active association cells C according to the quantization of the input. The output is the whole association vector, the only input is the input to the system S. The main portion of the SystemVerilog code can be seen in TABLE V.
The weight memory block is an active low reset, active high enable, synchronous block which computes the output through a combinational FOR loop, adding To validate the HDL model it was necessary to add the following output commands: $fopen selects a file to read from or write to. $fscanf reads from a file, a CSV file in this case, storing the read data in a variable. $fwrite works similarly to $monitor but saving the information to a CSV file instead of displaying it on screen.
Given the availability of Synopsys Design Compiler at the University of Southampton, this tool has been chosen to perform the synthesis of the block, mapping it onto the 350nm library also available. Another three weeks were devoted, this time to research the available commands in Synopsys DC, discovering that it features the possibility of command line working and automated scripting, utilized to perform multiple batch syntheses and report power consumption and area usage. The main part of the script used to generate these syntheses is presented in TABLE VII.
Regarding the range of N values in TABLE VII, the quantization in the hardware application is accomplished by an analogue-to-digital converter (ADC), which is limited to work on powers of two. Four days were allocated to analyze the information reported by Design Compiler, which has been interpreted and presented in Fig. 5 and Fig. 6 .
As per Fig. 1 concurrently to the modelling, a tradeoff analysis has been devised by analyzing the graphs presented. The characteristic we are interested the most is a fixed trend in the main figures, meaning optimization can be achieved. The three periodic signals are taken into account in this analysis. The most relevant conclusions are outlined below:
3) Convergence rate: From Fig. 3 convergence in sine and multisine signals show no clear trend for values of C less than 10, therefore C has to be larger than 10. Also, whenever C is larger than N , convergence in square signals show a rising trend, therefeore C must be lower than N . 4) Accuracy: From Fig. 4 accuracy shows to be directly proportional to N and inversely proportional to C. However, N values below 100 show a significant degradation.
5) Power: From Fig. 5 power shows to be directly and linearly proportional to N as powers of two. However it is inversely proportional to C as powers of two: the larger the power of two C is the less power CMAC consumes. 6) Area: From Fig. 6 , area shows no relevant influence from C while showing to be linearly proportional to N as powers of two.
III. PHASE II: DESIGN OPTIMIZATION METHODOLOGY
Following the literature survey, a systematic optimization flow was devised. The main objective has been to generate a learning system with minimized energy consumption, while meeting the application-specific performance and accuracy requirements. Extensive analyses have been made to develop the optimization methodology outlined in Fig. 7 . The four tradeoffs analyzed, their relationship to N & C and the suggestions to achieve an optimizable trend are shown. Depending on the particular application for the CMAC and its specific requirements, the steps below are suggested as guidelines for a successful implementation:
1) Understand the application: The most important thing is for the student to understand the application and its priorities, whether it is a wearable technology in need of optimized power or a critical control loop that requires high accuracy or even a fast learning system for limited training data.
2) Develop a high level behavioral model: A high level behavioural model allows the student to take advantage of the data extraction and display utilities for analyzing accuracy and convergence rate. Following Fig. 7 accuracy is improved by increasing N and decreasing C. Convergence rate is improved by decreasing N and increasing C.
3) Develop an HDL model: An HDL model can be created to extract approximate of power consumption and area usage.
According to Fig. 7 if power needs to be reduced N can be stepped down a power of two. As for C it can be stepped up a power of two. For area, a step down of N to the power of two below, directly reduces the total area usage.
4) Implement into FPGA: The implementation into an FPGA depends mostly on the size of the CMAC and the timing requirements, these data can be properly estimated from synthesis in the previous step. The design optimization methodology in Phase II was implemented on an Altera Ciclone IV FPGA available in the DE2 evaluation board from Terasic. After the SystemVerilog HDL files were successfully synthesized by Quartus II, the student had to create the appropriate file system to emulate SystemVerilog's output commands for CSV files. This was done by thoroughly revieweing the available documentation from Altera. The whole system was built up using the graphical system creation tool Qsys. A softcore processor, the Nios II was instanced to manage communication with the PC via JTAG-UART. The final C code was implemented in Eclipse, using the Nios II SBT. [22] - [24] Finally, the whole system was programmed into the FPGA and data was written in and read out. Such data, presented in Fig. 8 validates the FPGA implemented CMAC response in black, implicitly validating the HDL model as well, by comparing it to the high level model response in magenta against a determined dashed input. This is done for N = 64 and C = 32, expecting low accuracy but fast learning or convergence rate.
A. CMAC as an Audio Compressor
One of the applications devised by the student was that of an audio compressor, thought of to exploit accuracy tradeoffs and to observe the effects in real signals. Due to time constraints, the development of such application was aided by the Altera University Program. The Laboratory Practice 12: Basic Digital Signal Processing [25] deals with real time audio input, processing and output by using the included drivers to configure and interface the Wolfson WM8731 audio CODEC directly from Quartus II [26] .
CMAC can be understood as a compressor in the sense that it takes an analogue input and produces two digital outputs. Fig. 9 the SNR of a CMAC regenerated audio signal is directly proportional to N and inversely proportional to C.
For the given ranges, the highest signal-to-noise ratio happens at N = 1024 & C = 1 with a magnitude of 40.8dB. The lowest signal-to-noise ratio happens at N = 8 & C = 39 with a magnitude of 0.7647dB. Fig. 9 shows that the signal to noise ratio is proportional to N in a square root scheme and inversely proportional to C.
This validates the assumption that quality, is directly proportional to N and inversely to C. This application was further validated by the student by recording his own voice through the Audio Codec and a microphone into the FPGA implemented CMAC. Depending on the choice for N and C the sound quality was perceived ranging from grainy (low N , high C) to clear (high N , low C), as expected.
V. EXPERIENCES AND CONCLUSIONS
Carrying out projects with novel insights in limited times is well known to be challenging. This, together with the broad range of papers, technical manuals and other materials that had to be reviewed from scratch, have represented a personal milestone in the student's personal career. Despite the stated challenges, it has been seen that such projects can be guaranteed to succeed if the following can be ensured: a. Students' aptitude to carry out challenging project(s). b. Good time and contingency plans. c. Supervisors' awareness of the various design and implementation challenges. d. Systematic multi-tasking in the project work. The paper has presented the major outcomes from the work, highlighting the design tradeoffs studied initially, developing a systematic optimization methodology, and prototyping it on an FPGA platform. The outcomes demonstrate that the envisioned goals were achieved with the required adaptability and energy efficiency of CMAC based learning systems.
